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 
Abstract—A 4th-order quadrature bandpass (QBP) continuous 
-time (CT) sigma-delta (ΣΔ) modulator for a dual-channel global 
navigation satellite system (GNSS) receiver is presented. With a 
bandwidth of 33 MHz, the modulator is able to digitalize the 
down-converted GNSS signals in two adjacent signal bands 
simultaneously, realizing dual-channel GNSS reception with one 
receiver channel instead of two independent receiver channels. 
To maintain the loop-stability of the high-order architecture, any 
extra loop phase shifting should be minimized. In the system 
architecture, a feedback and feedforward hybrid architecture is 
used to implement the 4th-order loop-filter, and a return-to-zero 
(RZ) feedback after the discrete-time differential operation is 
introduced into the input of the final integrator to realize the 
excess loop delay (ELD) compensation, saving a spare summing 
amplifier. In the circuit implementation, power-efficient 
amplifiers with high-frequency active feedforward and anti- 
pole-splitting techniques are employed in the active RC 
integrators, and self-calibrated comparators are used to 
implement the low-power 3-bit quantizers. These power saving 
techniques help achieve superior figure of merit (FoM) for the 
presented modulator. With a sampling rate of 460 MHz, current- 
steering digital-analog converters (DACs) are chosen to 
guarantee high conversion speed. Implemented in only 180 nm 
CMOS, the modulator achieves 62.1 dB peak Signal to Noise and 
Distortion Ratio (SNDR), 64 dB dynamic range (DR) and 59.3 dB 
image rejection ratio (IRR), with a bandwidth of 33 MHz, and 
consumes 54.4 mW from a 1.8 V power supply. 
 
Index Terms—quadrature bandpass, continuous-time, wide- 
band, sigma-delta modulator, RZ ELD compensation, power- 
efficient amplifier. 
 
I. INTRODUCTION 
ITH the rapidly increasing demand of navigation 
service in mobile electronics in recent years, global 
navigation satellite systems (GNSS), including Global 
Positioning System (GPS), Global Navigation Satellite System 
(GLONASS), Galileo and Compass (Beidou2), are being  
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developed in many countries. The accuracy, speed and 
reliability of the positioning service would be improved with 
more available satellites. If the analog-digital converter (ADC) 
in the GNSS receiver could provide wide enough bandwidth 
and high enough dynamic range, a simplified architecture as 
shown in Fig. 1 would be feasible for the dual-channel receiver. 
Unlike the dual-channel receivers presented in [1] and [2], 
which are implemented with two independent receiver 
channels, it could receive dual-channel signals simultaneously 
with one receiver channel. What’s more, with the inherent 
anti-aliasing filtering characteristics of the sigma-delta (ΣΔ) 
modulator used as ADC, the pressure on the IF analog filter 
could be relaxed. 
TABLE I lists the frequency plan of the dual-channel 
receiver. Five different dual-channel modes are supported. The 
modulator bandwidth must cover two signal bands and the 
frequency gap between them, resulting in a 33 MHz bandwidth 
(BW) requirement. 
As the modulator is implemented in 180 nm CMOS, its 
sampling rate (FS) is limited due to the relatively severe 
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TABLE I 
DUAL-CHANNEL MODES SUPPORTED BY THE RECEIVER 
 
Mode 
Operating 
Frequency 
(MHz) 
BW 
(MHz) 
Overall BW 
(MHz) 
1 GPS L1(Galileo E1) 1575.42 2.2 
32.68 
GLONASS L1 1602 10 
2 GPS L1(Galileo E1) 1575.42 2.2 
17.52 
Compass B1 1561.1 4.2 
3 GPS L1(Galileo E1) 1575.42 18 
25.42 
Compass B1 1561.1 4.2 
4 GPS L2 1227.6 18 
31.4 
GLONASS L2 1246 8 
5 GPS L2 1227.6 18 
31.56 
Compass B2 
(Galileo E5b) 
1207.14 4.2 
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Fig. 1.  Simplified block diagram of the dual-channel GNSS receiver. 
  
  
parasitics. A 4th-order architecture with multi-bit quantizers is 
chosen to realize the wide-band high-dynamic-range 
modulator. To maintain the loop-stability of the high-order 
architecture, any extra loop phase shifting should be 
minimized. In the system architecture, a feedback and 
feedforward hybrid architecture is used to implement the 
4th-order loop-filter, and a return-to-zero (RZ) feedback after 
the discrete-time differential operation is introduced into the 
input of the final integrator to realize the excess loop delay 
(ELD) compensation, saving a spare summing amplifier and 
reducing the power consumption as well as the loop phase 
shifting. 
In the circuit implementation, embedded amplifiers with 
high gain-bandwidth product (GBW) are needed. As the 
amplifiers in [3] and [4] could achieve high GBW with low 
power consumption, their output swings are low due to the 
feedforward structure at the output. In this paper, a new 
high-frequency feedforward structure is proposed, which 
allows large output swing while maintaining good phase 
margin.  
The offset calibration of the comparators in [3] and [5] 
introduces large parasitic capacitance at the outputs of the 
preamplifiers and badly lowers down their bandwidth. This 
work comes up with a new calibration method, which is 
suitable for high-speed comparators and does not influence the 
bandwidth of the preamplifier, guaranteeing low phase 
shifting. 
Moreover, an optimized reset-set (RS) latch is presented, 
which has shorter response time than the conventional RS 
latch (in [3] and [4]) in extreme conditions to realize a higher 
sampling rate. 
This paper is expanded from a RFIC 2015 conference paper 
with more details about the system-level and circuit-level 
design consideration and more measurement results. 
The paper is organized as follows. Section II describes the 
system architecture of the modulator. The circuit-level 
implementation is discussed thoroughly in Section III, and the 
measurement results are unveiled in section IV. Finally, 
Section V concludes the paper. 
II. SYSTEM ARCHITECTURE 
The peak signal-noise ratio (SNR) of a ΣΔ modulator is 
determined by its over-sampling ratio (OSR), loop-filter order 
(L) and number of quantizer bits (N) with the following 
equation: 
2 2 1
2
3(2 1)
(2 1)
2
N L
peak L
L
SNR OSR

 
.                              
(1) 
As the modulator is implemented in 180 nm CMOS, its 
sampling rate is limited due to the relatively severe parasitics. 
Thus the OSR couldn’t be high. In order to get a well-shaped 
noise transfer function (NTF) with a low OSR, high-order 
loop-filter and multi-bit quantizers are needed. With a 
4th-order architecture, the presented modulator operates at an 
OSR of 14, resulting in an FS of 460 MHz. Besides, two 3 bit 
FLASH ADCs are employed as the quantizers after the 
trade-off among stability, clock jitter tolerance and linearity.  
 
A. NTF Selection 
The NTF of the corresponding low-pass modulator is first 
generated in the discrete-time domain (z-domain) with the 
MATLAB toolbox “synthesizeNTF”. And the chosen 
z-domain NTF is plotted in Fig. 2. As the modulator contains a 
4th-order loop-filter, the out-of-band gain of the NTF is set to 
be 2.2, which is 6.8 dB, to maintain its stability. Two zeros 
exist at low frequency, which are contributed by g1 and g2 in 
Fig. 3, and make the in-band NTF relatively flat. After the 
NTF is transformed into s-domain, the out-of-band gain of the 
s-domain NTF is 1 (0 dB). The low-pass modulator is further 
transformed into the quadrature band-pass architecture, with 
the center frequency of the NTF shifted from dc to fc.  
B. Modulator Architecture 
Feedback and feedforward are two main loop filter 
structures. The full-feedback structure needs four feedback 
digital-analog converters (DACs) while the full-feedforward 
structure needs only one. Once the modulator gets saturated in 
case of a strong blocker, the feedback structure couldn’t 
recover while the feedforward structure could when the 
blocker disappears. However, the full-feedback structure 
shows a 4th-order anti-aliasing filtering characteristics while 
the full-feedforward structure only shows a 1st-order 
anti-aliasing filtering characteristics. Furthermore, the signal 
transfer function (STF) of a full-feedforward structure has a 
peak at the band-edge, which may amplify the blocker located 
at the band-edge and saturate the quantizers. So a feedback and 
feedforward hybrid architecture as depicted in Fig. 3 is 
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Fig. 2.  The low-pass modulator NTF in z-domain. 
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Fig. 3.  Block diagram of the proposed modulator. 
  
  
 
adopted. The complex loop-filter consists of four 1st-order 
quadrature loop-filters (QLF), whose poles are located at the 
center frequency fc. Unlike the full-feedback structure in 
which there is one feedback at the input of every QLF, local 
feedforward paths c1 and c2 are introduced from the output of 
the QLF1 to the inputs of the QLF3 and QLF4 in this hybrid 
architecture, resulting in the absence of two 3-bit feedback 
DACs at the inputs of the QLF2 and QLF3. Local feedbacks g1 
and g2 form two complex 2nd-order resonators together with 
the four QLFs. They split the poles of the QLFs apart, so that 
they are distributed uniformly in the signal band. This 
architecture maximizes the in-band noise shaping. Simplify 
the QLFs into low-pass integrators, the NTF and STF of the 
modulator are 
2 2
2 4 1 2
4 3 2
2 1 2 1 1 4 1 2 3 4
( )( )s g k s g k
NTF
s b s b c s b c k s b k k k
 

     .                     
(2) 
 
2
1 2 1 1 4 1 2 3 4
4 3 2
2 1 2 1 1 4 1 2 3 4
k c s k c k s k k k k
STF
s b s b c s b c k s b k k k
 

     .                      
(3) 
 
This architecture shows a 2nd-order STF and the peak at the 
band-edge is about 10 dB, which is much lower than the 20 dB 
peak in the full-feedback structure. The coefficients k1,2,3,4 and 
c1,2 are determined by the NTF chosen before, and to make the 
STF gain at dc equal to 1, b1 must be equal to k1. 
The NTF and STF magnitude responses of the modulator is 
shown in Fig. 4. 
C. Excess Loop Delay (ELD) Compensation 
The delay between the clock edge and the quantizer output 
greatly depends on the input signal. In order to guarantee the 
settling time of the quantizer outputs before being sampled, the 
ELD is always inserted between the quantizer clock and the 
DAC clock. We set the delay as half a sampling period, which 
is also easy to realize [5]. We choose non-return-to-zero-pulse 
(NRZ) feedback DACs due to their better clock jitter 
tolerance, so ELD compensation is needed to guarantee 
stability [5].  The most commonly used approach to realize the 
ELD compensation is to insert a direct feedback at the input of 
the quantizer (as shown in Fig. 5 (a)), in which an extra adder 
 
before the quantizer is needed. The adder not only increases 
the power consumption and die area, but also deteriorates the 
phase margin due to its additional phase shifting. Suppose that 
two pole amplifiers with their second poles at their GBWs are 
adopted in the integrators and the adder, and the GBWs of the 
amplifiers in the integrators are 1.5 Fs and the GBW of the 
adder amplifier is 2 Fs, the phase margin of the modulator 
should be 55° without the adder and 40° with the adder, 
respectively. To guarantee the phase margin to be above 50° 
without modifying the amplifiers, the Fs must be lowered 
down by 40% (shown in Fig. 6). Thus we adopt the 
differentiated return-to-zero-pulse (RZ) feedback shown in 
Fig.5 (b) at the input of the final integrator to realize the ELD 
compensation. According to [5], the loop responses of the two 
different structures are similar. Thus we can get the value of bd 
from the equation (4): 
 
    
0.5
1
1
1
1
1
1
1 1
1
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Fig. 6.  Plots of the loop-transfer-functions with and without the adder. 
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Fig. 5.  (a) Block diagram of the direct feedback ELD compensation;  
(b) Block diagram of the differentiated RZ feedback ELD compensation. 
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Fig. 4.  The NTF and STF magnitude responses of the modulator. 
  
  
So we can see that bd = 2 bd1.  In Fig. 3, the half-clock-delay 
path is merged into the feedback path b2. 
Fig. 7 shows the comparison among the original s-domain 
high-pass NTF and the NTFs with two ELD compensation 
approaches. The NTF in the signal band is unchanged, while 
different tilt degrees happen at high-frequency band, and the 
adopted RZ feedback ELD compensation approach shows 
stronger deterioration at high frequency band. So with the 
proposed ELD compensation approach, the in-band noise 
suppression is not affected while the dynamic range may be 
slightly reduced as the high-frequency tilt would raise the 
out-of-band noise power a little.  
III. CIRCUIT IMPLEMENTATION 
Fig. 8 illustrates the circuit-level diagram of the presented 
modulator including the ELD compensation. Active RC 
integrators are chosen to implement the quadrature loop-filters. 
The cross-coupling resistors RIF shift the integral poles from 
dc to the center frequency fc, which is determined by the RC 
time constant of RIF and the integral capacitors Cint. NRZ 
DACs are adopted to realize the feedback paths. Thanks to the 
virtual ground provided by the active RC integrators, the 
feedforward paths c1 and c2 are able to be realized with the 
resistors Rc1 and Rc2, which introduces little nonlinearity or 
extra phase-shift. The local feedbacks g1 and g2 in Fig. 3 are 
pretty weak. If they are realized with feedback resistors, the 
 
resistances could be high, which suffers from large area 
occupation and parasitic capacitance. This issue is solved by 
replacing a small coefficient with the difference between two 
large coefficients. So g1 is realized with two resistors Rg1n and 
Rg1p which are of opposite phases, and g2 is implemented in the 
same way. To simplify the RC time-constant trimming, the 
capacitors in the four integrators are all set to 988 fF, and the 
values of the resistors are listed in TABLE II. Two 3-bit 
FLASH ADCs are employed as the quantizers in the I and Q 
paths, and their offsets are automatically calibrated during the 
start-up. 
A. Active RC Integrator 
In order to get high peak signal to noise and distortion ratio 
(SNDR) and achieve good precision, good linearity in the 
signal band must be guaranteed. So Gm-C integrators are not 
suitable here, although they are much more power-efficiency 
than active RC integrators and more suitable for high-speed 
operation. On the contrary, active RC integrators are utilized 
due to their good linearity and high output swing. Besides, the 
virtual grounds provided by them would strongly relax the 
requirement on the output resistance of the feedback DACs.  
1) RC-Constant Variations 
The RC time-constant of the active RC integrator varies with 
process, voltage and temperature (PVT) variations while the Fs 
stays the same. The influence of RC-constant variations on the 
NTF, STF and stability is shown in Fig. 9. When the RC- 
constant increases, the bandwidth of the NTF and STF is 
dropped, the peak of the STF is reduced, and the phase margin 
of the feedback loop is improved. When the RC-constant 
decreases, everything changes in the opposite direction. To get 
a correct bandwidth and maintain the stability, the RC time- 
constant is calibrated by reconfiguring the 5-bit binary- 
weighted capacitor arrays. 
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Fig. 8.  Left: Circuit-level diagram of the presented modulator.   Right: Schematic of the QLF. 
TABLE II 
VALUES OF THE RESISTORS IN THE LOOP-FILTERS 
Component R1 R2 R3 R4 Rc1 Rc2 
Value(kΩ) 2.2 8.8 13.2 0.88 11 1.83 
Component Rg1p Rg1n Rg2p Rg2n RIF  
Value(kΩ) 11 14.67 8.8 9.35 9.35  
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Fig. 7.  Plots of the original NTF and its variants after the direct feedback ELD 
compensation and differentiated RZ feedback ELD compensation. 
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2) Finite GBW Compensation 
To overcome the quantization delay that may lead to 
instability of the whole modulator, we introduce the excess 
loop delay and compensate it in the z-domain. But the 
additional phase shifting of the loop-filter is not compensated, 
and it may also reduce the stability margin of the modulator. 
For this reason, the RZ ELD compensation is used to avoid the 
spear adder as well as its phase shift. However, the finite GBW 
of the amplifiers used in the integrators would still impact the 
stability of the modulator. If we suppose the amplifier in the 
active RC integrator shown in Fig. 10 (a) is a one-pole system 
and has infinite gain and finite GBW. The transfer function of 
the integrator is expressed as the equation (5): 
( )
(1 )
S
r
F
In s
s
s
GBW



                                                       
(5) 
in which 
1
=2
S
r
F
RC
GBW GBW



                                                           
(6)
  
The ideal transfer function of an integrator has only the pole 
at dc, and the second pole at GBWr is introduced by the finite 
GBW of the amplifier. This extra pole would introduce 
considerable phase shifting at the frequency higher than 0.1 
GBW, which would greatly harm the stability of the modulator. 
To reduce the phase shifting caused by the finite GBW, a 
compensation technique is employed here, in which a resistor 
RC is added to the integrator in series with C, as shown in Fig. 
10 (b). Still supposing the amplifier is a one-pole system and 
has infinite gain and finite GBW, the transfer function 
 
of the integrator would be expressed as the equation (7): 
C(1 )'( )
(1 )
r
sR C
In s
s
sRC
GBW




 
                                                
(7) 
So RC introduces a zero into the transfer function. The 
integrator would have only the pole at dc and become an ideal 
integrator if we set 
1
= =2r
C
GBW GBW
R C
 
.   
                                             
(8) 
A real amplifier would have more than one pole and have 
finite gain as well as finite bandwidth. But the additional phase 
shift caused by the finite GBW could still be reduced. The 
magnitudes and phases of a real active RC integrator with and 
without RC are plotted in Fig. 10 (c). The high-frequency 
magnitude is slightly lifted by the zero introduced by RC, but 
the phase shift at the middle-frequency zone is clearly 
compensated. The effect works well even under the process 
variation of the RCC constant due to the wide-band 
phase-lifting feature of the zeros. This technique makes it 
possible to avoid the high GBW, power-hungry amplifiers 
while maintaining the phase margin of the modulator. 
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Fig. 10.  (a) Schematic of the active RC integrator;  (b) Schematic of the active 
RC integrator with finite GBW compensation;  (c) Bodes of the integrator with 
and without finite GBW compensation. 
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Fig. 9.  NTF, STF and the loop-phase shift with different RC time-constants. 
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3) Power-Efficient Amplifier 
The requirements of the amplifiers used in the integrators 
are listed in TABLE III, where the noise and non-linearity are 
not taken into account due to the modelling difficulty. The 
voltage gain of the four amplifiers need to be higher than 40 
dB, which is easy to realize. And the slew rate of the 1st to 3rd 
amplifiers should be higher than 500 V/μs, while the slew rate 
of the 4th amplifier should be higher than 1500 V/μs. Since the 
requirements are simulated with the tool Simulink, the 
amplifiers are all regarded as one-pole systems. So the actual 
requirements of the GBW is higher than those in TABLE III. It 
could be seen that the last amplifier should have a GBW much 
higher than 1.5 GHz. Thus the 4th amplifier should have a 
GBW of higher than 1.5 GHz and a slew rate of higher than 
1500 V/μs. The most commonly used two-stage Miller- 
compensated OTAs provide enough dc gain and show good 
stability, but they would be power-hungry to achieve wide 
bandwidth since the principle of Miller-compensation is to 
increase the load of the amplifier and reduce its bandwidth to 
guarantee the stability. Therefore, a two-stage amplifier with 
high-frequency active feedforward and anti-pole-splitting 
techniques is proposed here, as shown in Fig. 11 (a), to achieve 
high bandwidth with reduced power consumption. The 
transistors M1~4 form the first stage and without CF, CB and RB, 
M5~8 would be the second stage of a Miller-compensated OTA, 
in which CC is a Miller compensation capacitor. CF can be 
regarded as a negative Miller capacitor. It introduces negative 
capacitance between the input and the output of the second 
stage, which counteracts the effect of the Miller compensation 
capacitor and pushes the two poles closer to each other. This 
“anti-pole-splitting” effect greatly expands the bandwidth of 
the amplifier without increasing its power consumption [3] [4] 
[6]. 
 
In [3]-[5] and [7], an active feedforward path realized with a 
differential pair is used to guarantee the phase margin. The 
differential pair is connected to the output while its gates are 
connected to the input. So the output swing could be no higher 
than twice the threshold voltage of the differential pair 
transistors. Large output swing could reduce the effect of 
circuit noise on the output SNR as well as relaxing the 
requirement of the offsets of the comparators. As the phase 
margin is meaningful only at high-frequency, here we propose 
a high-frequency active feedforward structure. With RB 
providing the dc bias-voltage, M5, 6 act as current mirrors at dc. 
And CB introduces a direct feedforward from the input to the 
output. The concept of this technique is shown in Fig. 11 (b). 
Since the gain and phase of the first-order path drops much 
slower than those of the second-order path at high-frequency, 
the feedforward helps significantly achieve a higher unit-gain 
bandwidth with good phase margin. Meanwhile, its output 
swing is the same as the two-stage Miller-compensated OTA. 
It can be seen in Fig.11 (c) that the proposed amplifier with 
high-frequency active feedforward and anti-pole-splitting 
techniques achieves much wider bandwidth than the two-stage 
Miller-compensated OTA with the same power consumption 
and shows similar phase margin. 
B. Self-Calibrated Comparator 
Three-stage dynamic comparators are employed in the 
quantizers to realize high conversion speed. Each comparator 
is composed of a preamplifier stage, a regeneration latch stage 
and a RS latch stage. The preamplifier could isolate the 
kick-back noise and amplify the difference between the input 
signal and the reference voltage. If its voltage gain is higher 
than 1, it could reduce the offset of the comparator caused by 
the process mismatch. Since the higher gain would provide the 
better offset suppression, the gain of the preamplifier is usually 
designed to be high. In the presented 4th-order modulator, the 
loop stability requirement is difficult to meet, and the phase 
shift of the preamplifier is not compensated. So the bandwidth 
of the preamplifier must be high enough to avoid affecting the 
stability. For the presented modulator application, the 
simulated -3 dB bandwidth should be higher than 2 GHz. The 
TABLE III 
REQUIREMENTS OF THE AMPLIFIERS IN THE INTEGRATORS 
 
 AMP1 AMP2 AMP3 AMP4 
Gain (dB) ≥40 ≥40 ≥40 ≥40 
GBW(GHz) ≥0.5 ≥0.5 ≥0.5 ≥1.5 
Slew Rate(V/μs) ≥500 ≥500 ≥500 ≥1500 
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                                      (a)                                                            (b)                                                   (c) 
 
Fig. 11.  (a) Schematic of the power-efficient amplifier;  (b) Equivalent block diagram of the two techniques used in the amplifier;  (c) Bodes of the proposed 
amplifier and the original two-stage Miller-compensated amplifier.  
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power consumption would be unacceptably high to achieve 
that high bandwidth as well as high gain. So a preamplifier 
with ultra-wide bandwidth and a voltage gain of about 0 dB 
(see Fig. 12) is adopted. While the offset is not suppressed by 
the first stage, it is calibrated in the regeneration latch stage. 
With this strategy, the two quantizers consume less than 15% 
of the total modulator power consumption, while many other 
wide-band works spend much more power by the quantizers. 
The schematic of the regeneration latch is shown in Fig. 12. 
The two input transistors Ma1,2 amplifies the output of the 
preamplifier at the rising edge of the clock, and two 
cross-coupled inverters amplify the differential drain voltage 
of Ma1,2 into the full-swing digital signal. In [3] and [5], offset 
of the comparator is calibrated with a current-steering DAC 
which is connected to the output of the preamplifier. This 
DAC introduces pretty large parasitic capacitance at the output 
of the preamplifier and reduces its bandwidth badly. Here we 
come up with a new method of calibration, which is suitable 
for high-speed comparators and does not influence the 
bandwidth of the preamplifier. Calibrating transistors Mc1,2 
 
paralleled with the input transistors Ma1, 2 play a role of active 
resistors. With their gate voltages digitally controlled, they 
introduce an extra offset opposite to the offset caused by the 
device mismatch and result in a much lower offset. The 
calibration circuit is shown in Fig. 13 (the comparators are 
illustrated as single-ended while they are actually differential). 
The calibration control voltages are generated by a resistor 
ladder and connected to the gates of the calibration transistors 
Mc1,2 of each comparator through two switch arrays which are 
controlled by a 4-bit counter. At the start-up of the modulator, 
all the comparators are calibrated at the same time to speed up 
the calibration procedure. After the reset pulse, all the inputs of 
the comparators are connected to the common-mode reference 
voltage and the 4-bit counters start counting. The counters 
keeps counting up, controlling the differential gate control 
voltages switched from 1.8 V to -1.8 V step by step, until the 
outputs of the comparators flip. The calibration achieves the 
final offsets lower than 10mV while the least significant bit 
(LSB) is 125 mV. 
The RS latch is commonly composed of two cross-coupled 
NOR gates (see Fig. 14 (a)). Since the outputs of the NOR 
gates are determined by each other, the response time of the 
RS latch could be long. When the input voltage is low, the 
response time of the whole comparator could be much long. 
As in Fig.14 (c), the simulated response time is 672 ps when 
the input voltage is 0.1 mV. We notice that the digital output of 
the regeneration latch QOP and QON could be “00”, “01” and 
“10”, but could not be “11”.  When the outputs of the RS latch 
flip, the inputs are always “01” or “10”. So four extra 
transistors Mi1~4 are inserted into the two cross-coupled NOR 
gates, as shown in Fig. 14 (b). And with these extra transistors, 
the output would be determined directly by the inputs when 
they are “01” or “10”, and the response time of the RS latch is 
reduced to 562 ps. Supposing that there is no delay in the 
following circuits, the highest Fs that could be achieved is 
improved from 744 MHz to 890 MHz. 
 
 
CLK
CLK CLK
VDD
VSS
VIP VRN VRP VIN
QON
QOP
Mc1 Mc2
Ma1 Ma2
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Fig. 12.  Schematic of the preamplifier and the regeneration latch. 
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Fig. 13.  3-bit FLASH ADC with offset-calibration logic. 
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C. Current-Steering DAC 
The feedback DACs are driven by 7-bit thermometer codes. 
Current-steering DAC units are employed due to their high 
conversion speed. The schematic of the adopted DAC unit of 
the DAC1 is shown in Fig. 15 (a). The current sources in the 
DAC unit are all cascoded to realize high output impedance 
and isolate the parasitic drain capacitance while the current 
source transistors are large size in order to get good linearity. 
The currents of the pmos side and the nmos side are 65 μA and 
32.5 μA, respectively. As shown in Fig. 15 (b) and (c), when 
DP is 1 or 0, DN is in the opposite state. So the currents 
flowing into or out from OutP and OutN are always 32.5 μA. 
The first DAC (DAC1) is connected directly to the input of the 
loop-filter, so its noise and harmonics are directly injected into 
the input together with the input signal, while the noise and 
nonlinearity of the DAC2 and DAC3 are suppressed by the 
three integrators in front of them. The supply net always 
carries much more noise than the ground net. As we can see in 
Fig. 15 (b) and (c), the noise voltage on the power supply is 
turned into noise current and injected into the integrator. Since 
this noise current only exists on one input of the integrator, it 
would appear in the differential output of the integrator. To 
suppress the noise from the power supply, the source 
degeneration resistors RS are adopted in the DAC1. It weakens 
the equivalent trans-conductor of the pmos current source 
transistors and reduces the noise current. Furthermore, it 
suppresses the thermal noise of the pmos current source 
transistors as well. On the contrary, the noise voltage from the 
ground results in a common mode noise which does not affect 
the output differential signal. Thus there is no source 
degeneration resistor at the NMOS side. The degeneration 
resistance is 12 kΩ and the dc current of the DAC1 unit is 
 
about 65 μA, so the voltage drop on the resistor RS is 0.78 V, 
which is unacceptable under a 1.8 V power supply. Thus a 3.3 
V power supply is employed to provide enough voltage swing 
for the DAC1 unit. For the DAC2 and DAC3, there is no need 
for RS, so they are not source degenerated and the supply 
voltages are 1.8 V. 
    The Simulink simulation shows that the standard deviation 
of the first DAC units should be lower than 1‰ to guarantee 
the performance of the modulator. The Monte Carlo 
simulations show that the standard deviation of the presented 
DAC units is about 1‰. Thus, no DEM is used here to reduce 
the delay between the quantizers and the DACs and achieve a 
higher sampling rate. 
D. Circuit Simulated Results 
The simulated power consumption of each amplifier and 
quantizer are listed in TABLE IV. The I and Q paths together 
with digital circuits consume 53.2 mW from a 1.8 V power 
supply. 
Fig. 16 shows the simulated normalized output spectrum 
with a 5 MHz full-scale input signal. The resolution bandwidth 
(RBW) is 28.08 kHz. In the interested band from 0.5 MHz to 
33.5 MHz, the noise-floor is quite flat and the modulator 
achieves 66.46 dB SNR, 66.38 dB SNDR and 91.12 dB 
spurious free dynamic range (SFDR). 
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Fig. 16.  Simulated output spectrum with a 5 MHz full-scale input signal. 
RBW=28.08 kHz. SNR=66.46 dB, SNDR=66.38 dB, SFDR=91.12 dB. 
TABLE IV 
POWER CONSUMPTION OF THE AMPLIFIERS AND QUANTIZER 
Component Amp1 Amp2 Amp3 Amp4 Quantizer 
Power(mW) 5.1 5.1 5.3 5.89 3.96 
 
RS
OutN
OutP
DP DN
65 uA 
32.5 uA 
RS
OutN
OutP
DP DN
65 uA 
32.5 uA 
32.5 uA 
32.5 uA 
RS
OutN
OutP
DP DN
65 uA 
32.5 uA 
32.5 uA 
32.5 uA 
 
(a)                          (b)                             (c) 
 
Fig. 15.  (a) Schematic of the current-steering DAC unit in the DAC1;  
(b) Current direction when DP is high; (c) Current direction when DP is low. 
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Fig. 14.  (a) Conventional RS latch;  (b) Optimized RS latch;  (c) Response of 
the comparators with the two kinds of RS latches. (Black: Clock; Blue Dash: 
With conventional RS latch; Red: With optimized RS latch). 
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The simulated result with a 15.5 MHz input signal is shown 
in Fig. 17, and 66.04 dB SNR, 66.0 dB SNDR and 89.36 dB 
SFDR are achieved. 
The simulated intermodulation performance with a two- 
tone signal at 12.5 MHz and 13.8 MHz is shown in Fig. 18. 
The amplitudes of both the tones are half of the full-swing. The 
3rd-order intermodulation product (IM3) and 2nd-order 
intermodulation product (IM2) are lower than -90 dB. 
IV. MEASURED RESULTS 
To lower down the cost, the proposed modulator has been 
implemented in 180 nm CMOS, together with clock generator 
and LVDS output drivers. Fig. 19 shows the test board and the 
chip micro-photograph. The input I/Q signals are injected into 
the board through two SMA connectors and converted into 
differential signals by two off-chip baluns. The 460 MHz 
clock is also injected through a SMA connector.  
Fig. 20 shows the measured output spectrum with a 5 MHz 
full-scale input signal. In the interested band from 0.5 MHz to 
33.5 MHz, the noise-floor is quite flat and the modulator 
achieves 64.5 dB SNR, 62.1 dB SNDR, and 67.2 dB SFDR. 
Compared with the simulated results, the SNRs of the 
measured results are about 2 dB lower, and the SNDRs are 
degraded by 4.2 dB. The deviations are mainly caused by 
non-ideal clock and higher non-linearity. 
The measured result with a 15.5 MHz input signal is shown 
in Fig. 21, and 63.4 dB SNR, 61.8 dB SNDR and 67.3 dB 
SFDR are achieved.  
The intermodulation performance of the modulator is tested 
with a two-tone signal at 12.5 MHz and 13.8 MHz (see Fig. 
22). The amplitudes of both the tones are half of the full-swing. 
-63.6 dB IM3 and -69 dB IM2 are achieved. The 5th-order 
intermodulation product (IM5) is -76.3dB, and it’s too small to 
harm the performance of the modulator. 
A wideband quadrature power splitter (I/Q Generator) is 
used to generate the I/Q input signals, as shown in Fig. 19. Due 
to the wideband characteristics of the quadrature power  
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Fig. 21.  Measured output spectrum with a 15.5 MHz full-scale input signal.  
RBW=14.04 kHz. SNR=63.4 dB, SNDR=61.8 dB, SFDR=67.3 dB.  
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Fig. 20.  Measured output spectrum with a 5 MHz full-scale input signal.  
RBW=14.04 kHz. SNR=64.5 dB, SNDR=62.1 dB, SFDR=67.2 dB. 
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Fig. 17.  Simulated output spectrum with a 15.5 MHz full-scale input signal.  
RBW=28.08 kHz. SNR=66.04 dB, SNDR=66.0 dB, SFDR=89.36 dB.  
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Fig. 19.  Test board and chip microphotograph of the modulator. 
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Fig. 18. Intermodulation simulation result with two-tone signal at 12.5 MHz 
and 13.8 MHz. RBW=28.08 kHz. 
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splitter, the I/Q matching performance of the generated I/Q 
input signals is not good. As a proof, the same I/Q Generator 
was also used to measure another sigma-delta modulator chip, 
and an IRR of around 30 dB before digital I/Q calibration was 
achieved [4]. In this work, the IRR measured with this I/Q 
Generator is also about 30 dB, as shown in Fig. 20. So this low 
IRR is mainly caused by the poor matching I/Q Generator.  
In Fig. 23, the I/Q input signals come from the measurement 
equipment directly without any filtering and have a better I/Q 
matching. A much better IRR of 59.3 dB is achieved, which 
also verifies that the measured low IRR in Fig. 20 isn’t caused 
 
 
 
 
by the sigma-delta modulator itself. However, the input I/Q 
signals have strong second harmonic (limited by the 
equipment, and the filtering is not possible in this test) and 
insufficient amplitude (limited by the output power ability of 
the equipment). Furthermore, its noise floor is higher than the 
in-band quantization noise.  
Fig. 24 presents the plots of the SNR and SNDR versus the 
input signal level with a 5 MHz input signal. The peak SNR 
and SNDR are 64.5 dB and 62.1 dB, respectively, and the 
dynamic range (DR) is 64 dB. 
Not including low-voltage differential signaling interface 
(LVDS), clock generator and pads, the modulator occupies a 
core area of 0.73 mm2, and consumes 54.4 mW from a 1.8 V 
power supply, making a figure of merit (FoM) of 0.79 pJ/conv. 
Here FoM is defined by Power/(2×BW× 2(SNDR-1.76)/6.02), and 
smaller FoM is better. The modulator achieves superior FoM, 
even only implemented in 180 nm CMOS, by utilizing the 
following power saving techniques: in the system architecture, 
a feedback and feedforward hybrid architecture is used to 
implement the 4th-order loop-filter, and a RZ feedback after 
the discrete-time differential operation is introduced into the 
input of the final integrator to realize the ELD compensation, 
saving a spare summing amplifier. In the circuit 
implementation, power-efficient amplifiers with high- 
frequency active feedforward and anti-pole-splitting 
techniques are employed in the active RC integrators, and 
self-calibrated comparators are used to implement the 
low-power 3-bit quantizers.  
    TABLE V compares the presented quadrature band-pass 
continuous-time (CT) ΣΔ modulator with the-state-of-the-art  
QBP CT ΣΔ modulators. [4] and [7] support multi-mode 
operations and only the maximum bandwidth modes are listed. 
Besides, the IRR in [4] is the result with the digital-calibration 
after the output of the modulator. This work achieves an 
improved performance over a wide signal bandwidth with a 
relatively low FoM. 
V.  CONCLUSION 
A 4th-order quadrature band-pass continuous-time sigma- 
delta modulator with a bandwidth of 33 MHz is proposed. 
Implemented in 180 nm CMOS, it occupies a core area of 0.73 
mm2 and achieves 64 dB DR, 62.1 dB SNDR, and 59.3 dB IRR 
with a 5 MHz input signal. The IM3 with a two-tone signal is 
-63.6 dB. Powered by a 1.8 V supply, the modulator consumes 
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Fig. 23.  IRR measured result. RBW=14.04 kHz. IRR=59.3 dB. 
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Fig. 22. Intermodulation measurement result with two-tone signal at 12.5 
MHz and 13.8 MHz. RBW=14.04 kHz. IM3=-63.6 dB, IM2=-69.0 dB, 
IM5=-76.3 dB.  
TABLE V 
PERFORMANCE COMPARISON AMONG QBP CT MODULATORS 
 This Work [7] [8] [9] [4] [10] 
Process (nm) 180 180 130 90 65 250 
Supply (V) 1.8 1.8 1.2 1.2 1.2 2.5 
BW (MHz) 33 8 2 20 20 20 
IF (MHz) 17 8 3 10.5 12 10 
SNDR (dB) 62.1 60.9 57.1 69 53.7 53.5 
FS (MHz) 460 200 64 340 480 320 
IRR (dB) 59.3 >55 37 55 60.1 47.2 
Power (mW) 54.4 12.1 4.2 56 8.1 32 
FoM (pJ/conv) 0.79 0.84 1.78 0.61 0.52 2.06 
 
DR=64 dB
Input Signal Level (dB)
S
N
R
, 
S
N
D
R
 (
d
B
)
 
Fig. 24.  SNR and SNDR versus input signal level with a 5 MHz signal. 
SNRpeak=64.5 dB, SNDRpeak=62.1 dB, DR=64 dB. 
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54.4 mW and achieves a FoM of 0.79 pJ/conv. With wide 
bandwidth and high DR, the modulator makes it possible to 
achieve dual-channel GNSS reception from two different 
satellite systems with one receiver channel while simplifying 
the analog IF-filter and programmable-gain amplifier (PGA) 
design in the GNSS receiver. Five dual-channel modes 
covering most channels of four different systems are 
supported. 
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